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Hunt 1
TESTING METAL-FERROELECTRIC-SEMICONDUCTOR FIELD EFFECT
TRANSISTORS

ABSTRACT
In this project, the Metal-Ferroelectric-SemiconductorField Effect Transistor is
examined. First, the current characteristics are observed through the collection of data
and the construction of hysteresis plots detailing the ferroelectric transistor's behavior.
Next, we look at how the switching of the voltage at the gate of the ferroelectric transistor
may affect the behavior as well and how the current through the transistor decays with
time due to the molecules in the ferroelectric material moving up and down. Finally, in a
simple amplifier setup the voltage across a variable load and the phase difference
between the input and output are measured for different input frequencies, amplitudes,
offsets, and polarizations on the transistor. The data from the experiments determining
the effects of how long the input is kept active support the data from the amplifier, which
state as a general trend increasing frequency and load resistance increase the voltage.
However, in the case of increasing the load resistance, the current decreases, though at a
lessened rate.

INTRODUCTION
For this project, several Metal-Ferroelectric-Semiconductor Field Effect
Transistors were examined as stand alone elements and as components in a simple
amplifier circuit. While in these test setups, the input frequency, input voltage, load
resistance, and polarization vary according to our test plan, and we look at the effects of
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these variations on the output of the ferroelectric transistor. These outputs are unique and
different fiom the traditional Metal-Oxide-Semiconductor Field Effect Transistors in that
the present output depends on past inputs as well as the present input. Since these
interesting components are largely unstudied, yet sometimes used in a very narrow
spectrum of applications, with more research it is believed that they can become an
integral part in a diverse set of fields.
The unique characteristics of these ferroelectric transistors come fiom the use of
ferroelectric material above the channel. Through this addition, a memory of past inputs
is created by the polarization of the ferroelectric material, which affects the drain current
during active operation and continues after the gate voltage has been removed. All of the
transistors used in our experiments were manufactured with lead zirconate titanate (PZT)
acting as the ferroelectric material. When applying a voltage on the gate, the zirconate
titanate molecule at the center of the box of lead atoms can move up or down, thus
creating a dipole. This dipole is then able to influence the channel of the transistor in the
same manner as a small charge being placed at the gate. During active operation, ifa
positive voltage is applied to the gate, the ferroelectric material aligns to give a small
negative charge on the gate. The effective charge at the gate can then be considered
approximately the gate voltage since it overwhelms the small polarization of the
ferroelectric material. It is worth noting, however, that the ferroelectric material would be
adversely affecting the transistor's current in this situation. When the gate voltage is
removed, the polarization of the transistor remains and continues to affect the drain. Now
since there is no active gate voltage being applied to act on the channel, the transistor is
able to operate according to the ferroelectric voltage and a current as if a smaller,
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negative charge was applied to the gate is produced. The result of this inverting of the
active gate voltage causes the current through the transistor after a positive voltage is
applied and removed to approach zero since we are dealing with n-channel transistors.
After the active gate voltage is removed, the molecule at the center of the box or
ball does not remain futed either up or down indefinitely. Instead, over time the ball
begins to move towards an equilibrium, the lowest possible energy being a situation with
the balls alternating up and down positions. Therefore assuming most of the balls are
pushed down or pulled up, the balls will begin migrating in to the opposite location to
avoid the stacking of positive charges next to each other. This depolarization occurs
logarithmically with respect to time and can be observed by the decay of the current
down to a near zero state.
Since ferroelectric transistors have such interesting and unique behavior, we
wanted to first simply characterize the behavior by looking at the affects of applying
different voltages on the gate and observing current changes with these fluctuations in
gate voltage and with the gate floating, or having no active voltage. Using the laboratory
and equipment supplied by NASA, we were able to look at the different outputs of the
ferroelectric transistor. We wanted to first characterize the ferroelectric transistor by
finding the general operation behavior it exhibits. To do this, we placed the ferroelectric
transistor in a simple current measuring circuit and applied a range of voltages to the
gate.
Next, we wanted to examine a simple amplifier circuit with a ferroelectric
transistor. In looking at this, we also wanted to observe the roles that input frequency,
load resistance, initial polarization, and input DC offsets played in the final output of the
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ferroelectric transistor. Since the output changed with respect to several variables, each
variable had to be altered with all others being held constant.
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LITERATURE REVIEW
Since this field does not have much preexisting research, most information was
gathered through instruction from Dr. Fat D. Ho and Mr. Todd MacLeod. Additionally,
papers published on the subject were supplied as reference material and to give further
insight to the operation of the ferroelectric transistors.
"A Study of the Characteristics of Ferroelectric Devices for use as Memory
Circuits" - Todd C. MacLeod. This Master's Thesis dealt with several experiments
we performed, such as characterizing the transistor through the hysteresis and
finding the current decay, along with many others that we did not look at for this
project. As such, it was valuable as a tool against which results were compared.
However, since the transistors used in our experiments had different channel
widths the results showed paralleling trends but not the same values. Additionally,
the parameters of our experiments usually differed in terms of voltages applied.
"Design of a Mult-LeveVAnalog Ferroelectric Memory Device" - Todd C.
MacLeod, Thomas A. Phillips, and Fat D. Ho. This paper develops an idea for
ferroelectric transistors to be used in memory with four logic states, rather than
two. The paper goes in-depth discussing the hysteresis and decay of current, as
these are integral parts in the idea of four state memory device.
"Modeling Ferroelectric Field Effect Transistor Characteristics from Micro to
Nano" - Todd C. MacLeod and Fat D. Ho. In this paper, the ideas of the operation
of the ferroelectric transistor is explained in-depth. The physics behind the
ferroelectric transistor is given through the discussion on threshold voltages with
respect to the ferroelectric material's force opposing the voltage applied at the
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gate. Any drain current will reflect these effects and so this is compensated for in
the derived equations.
"Characterizing an Analog Amplifier Utilizing a Ferroelectric Transistor" - Todd
C. MacLeod, Thomas A. Phillips, and Fat D. Ho. The paper looks at a setup much
like the one in our experiments for the simple amplifier circuit set up using the
ferroelectric transistor. Additionally, the size of the transistor used in this setup
was also a 1 0 p x 10pm, like the ones used in the latter portion of our testing.
Plots detailing drain current for each point along the hystereses for both gate
voltage active and the remnant current are shown.
"Modeling of Metal-Ferroelectric-Semiconductor Field Effect Transistors" - Todd
C. MacLeod and Fat D. Ho. A model for the operation of the ferroelectric
transistor is put forth for the setup described herein. An overview of the transistor
is presented, and a discussion of how the polarizing effects or remnant current
affected the model.
"Integrating Partial Polarization into a Metal-Ferroelectric-Semiconductor Field
Effect Transistor" - Todd C. MacLeod and Fat D. Ho. An addition is made to the
model presented in "Modeling of Metal-Ferroelectric-Semiconductor Field Effect
Transistors" that accounts for the polarization of the ferroelectric transistor.
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METHOD
Throughout the semester, different methods of data collection were used in
collecting the various types of data. All of the experiments were carried out under the
guidance of Dr. Fat D. Ho and Todd MacLeod while at the National Space Science and
Technology Center (NSSTC) in one of the laboratories. All of the equipment, including
the ferroelectric transistors, used were supplied by NASA.

Hysteresis
To begin understanding the ferroelectric transistor, the transistor was first
characterized through obtaining a hysteresis of the current output, both when the gate-tosource voltage was active and inactive. To do this, the transistor was setup in a simple
current measurement circuit (Figure 1).

I
Current
Meter

Figure 1: Circuit diagram showing the setup for the current measuring circuit used
to obtain the current hystereses.
Setting a power supply at -8V, the switch separating the gate and the -8V power supply
input was closed and the current read and recorded. After having recorded the value, the
switch was then toggled to the off position and the resulting current measured. Having
made the first set of measurements, the power supply voltage was increased by 1V to -7V
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and the process repeated. This cycle was executed as quickly as possible, without
allowing the data to be adversely affected in any way by the speed of the operation. By
toggling the switch rapidly, the transistor was placed in saturation mode; however, if the
switch was toggled slowly the transistor would not reach saturation and the output was
noticeably lower. When the power supply reached the maximum of +8V, it was reversed
by reducing the voltage by 1V down to 7V. This was then carried out until the voltage
once again arrived at -8V and that measurement was also taken. The data was then put
into a spreadsheet where the current for the gate voltage being on or off could be plotted
against varying values of VGs. This process produced two hystereses, one for the gate
voltage being active (Figure 3) and the other for the gate voltage being inactive (Figure
4) -

Time-On EHects

While using the same setup fiom the hysteresis collection, we decided to measure
the effect of leaving the gate voltage on for extended periods of time. The input voltage
was left in the on position for 20 seconds, after which the switch was toggled to the off
position and the current recorded. This was repeated for time lengths of l,2, 3, 5, 7, 10,
and 15 seconds. Next, we tried having the voltage toggle off after 0.5 seconds and as near
instantaneous as possible by simply flipping it on and immediately afterwards to the off
position. With the data plotted, no discernable pattern could be found, except the changes
experienced when the time on approached zero. Without more data points on the curve,
we could not find a fitting trend line even after taking the Loglo(seconds).
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Current Decay

Again, the setup used for the hysteresis collection was used here. First, the gate
was pulsed with the a polarizing voltage of -8V or an input strong enough to drive the
balls to the desired state, usually the magnitude of the input voltage is at or above 5V.
Having pulsed the transistor sufficiently many times to be certain the balls have moved if
desired to do so (usually two to three times), the timer is started and measurements taken
at specified intervals. Since the decay was thought to be logarithmic with respect to time,

as time progressed the measurements were fhther spaced. Once enough time had passed
with the current changing little between measurements or an amount of time passed to
allow for an accurate trend line (30 to 45 minutes depending on measurement spacing),
the experiment was halted. This data is then placed into a spreadsheet and the current
output plotted against the Loglo(timein seconds) for each measurement. A trend line was
added to the plot of this data and fiom the equation a probable point where the current
will approach OpA, though actually achieving zero current will not be likely due to the
balls being allowed to fall in any order, ie. rather than alternating in position for the
length of the ferroelectric material, which would be the ideal state in terms of lowest
energy, the balls may fall in such a way that two adjacent balls are left at the top or
bottom.

AmpliJier

The amplifier circuit was set up differently from the original current measuring
circuit (Figure 2).
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Figure 2: Circuit used as an amplifier to measure output current with varying loads, input
frequencies, and input DC offsets.

By adding in a variable load, we could now test for effects on the current due to load
resistance. In addition, we now used an oscilloscope connected at node 1 rather than an
ammeter in series with VDs. However, the current could still be determined easily by
dividing the voltage across the load by the load resistance. We also employed the use of
the function generator as VGs,resulting in several new variables at which we must look.
First, the fiequency of the input, which is a sine wave, varied to show the effects on the
output. Additionally, the amplitude and DC offset of the signal could then be explored as
well.
First, we set VDs = 0.5V and placed a load of 700WZ in the circuit for the first
phase of the testing. Next, we varied the fiequency ranging up to 5kHz down to 600Hz
with VGshaving an amplitude between 1 and 8V. For each fiequency used, peak voltage
and the phase shift were recorded. After having taken several sets of data, a resistance
decade box was substituted for the resistor, which allowed sets to have much greater
variation in resistance. With the new setup, we now moved VDs up to 0.705V for the
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remainder of the experiments. In each set, the frequency and amplitude were held
constant while the resistance was varied. These resistance values ranged between 35W2
and 9 M . Eventually, the number of resistances measured were shortened to five
logarithmically spaced values ranging between 35W2 and 9M!2, that is 35W2,140kl2,
560162,2.25MQ, and 9MQ. Frequencies ranging up to and including lMHz were now
examined.
Once the sets measuring these frequencies were completed, the idea of having a
polarizing pulse before each measurement was introduced. This allowed for the
determination of which section of the hysteresis on which the amplifier would operate.
The polarizing pulses were *8V, switched on while the sinusoidal input signal was not
connected. Immediately after having pulsed the gate, the sinusoidal input was
reconnected and the data collected. Thus, each set now became two, each with a different
polarizing pulse value.
Next, we looked at having a DC component to the input signal or a DC offset.
The magnitude of the input voltage was not to exceed 8V. With this in mind, we began
with a VOffeof 2V and lowered VGSamplitude to 2V as well. The offset and amplitude
were then both lowered to lV, with the amplitude increasing to 3V for later sets. Finally,
we wanted to experience the current approaching OpA with one polarization, while
observing a sinusoidal output if the opposite polarization is used. To do this, we
decreased the amplitude and increased the offset, finally reaching 0.5V amplitude and 4V
offset. After this data was collected, the opposite was examined by changing the offset to
-2V in hopes of finding this switching state.
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RESULTS and DISCUSSION
Hysteresis
Using the current measuring circuit (Figure 3), a range of gate voltages were applied
while keeping VDs at 0.5V.
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Figure 3: With the gate voltage active, starting at -8V the gate was applied with voltages
ranging fiom -8V to +8V in 1V increments. Once +8V was achieved, the voltage was
decreased in 1V increments back to -8V. The resulting shape shows the movement ftom
-8V to +8V along the top and fiom +8V to -8V along the bottom The 4 x 400pm
transistor is used here.
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Gate Voltage Not Active (Disconnected)
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Figure 4: Having pulsed the gate with an input voltage, the switch is opened once again
and the resulting drain current exhibits behavior very much the opposite of the active gate
operation. After pulsing fiom -8V to +8V and returning to -8V all in 1V increments, the
hysteresis is much wider and more level than the one seen in Figure 3.

VGS
-8

1

Active ID(pi) Not Active ID(pA)
3 1
362

1
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-7
-8

2.9
2.6

343
352

Table 1: The table containing the values used in the Figures 3 and 4. It details the voltage
iterations used on VGSto cycle fiom -8V to +8V and back to -8V.

Somewhat expectedly, Figures 3 and 4 do not represent pure hystereses. Instead,
the trend of the curve is evident with some anomalies. In Figure 3 at 4V with the
movement back towards -8V, the output current spikes unexpectedly. Also, the rising
portion of the curve seems to move slower than usual. On Figure 4, the hysteresis has a
small bucket at -1 and -2V on the decreasing (top) path. Buckets were observed in many
of the characteristic plots obtained during the semester, most occurring between *1 and
h3V. At VGS= OV, the input voltage at the gate has no effect on the transistor and so the
beginning of the trial (top curve) value for VGS= OV during active operation (Figure 3)
equals the beginning of the trial (top curve) value for VGS= OV during inactive operation
(Figure 4) as well. The same is true for the concluding curve in the trial (bottom curve).
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In Table 1, the current measurements for active and inactive operation at VGS= OV are
shown to be the same.
Achieving inactive saturation mode for the ferroelectric transistors proved to be
difficult in some cases. To move the ferroelectric transistor into inactive saturation mode,
the switch controlling the input voltage had to be closed and opened rapidly. In throwing
the switch in this way, the majority of the balls were forced to either down or up position.
From this, it was concluded that the rate at which the input voltage changed was the basis
for the balls' operation, rather than the length of time it stayed at a particular value.

Time-On Effects

After observing the ferroelectric transistor's behavior with rapid closing and
opening of the switch, we wanted to experiment with changing the time the switch was
closed before it was again opened. In this trial, VDSwas increased to lV, up fiom 0.5V,
but VGSremained at -8V for maximum polarization. The result is more than doubled
saturation currents. Using a simple timer to determine the time, data was finally collected
(Figure 5 and Table 2).
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Figure 5: Plot showing the various output currents with respect to the length of time the
switch was closed.

Time Active (s)

Inactive Drain Current (uA)

Table 2: List of the times used and the corresponding currents used for Figure 5.
For the trial using 0.1 seconds active, the switch was toggled as quickly as possible, but
there is still some delay estimated to be 0.1 seconds. Obviously, allowing more time to
pass between the alternating of the switch has an adverse effect on the drain current. For
very small times, less than 0.5 seconds, the transistor goes into saturation mode and
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nearly doubles in current fiom the previous times. The trend for decreasing the active
time for at1 increased inactive current runs through nearly all of the data. Those two
readings that do not adhere to this rule could simply be anomalies for this one trial.

Current Decay

For a pulse of the input voltage on the gate, the current was measured at various
intervals, spaced somewhat logarithmically. From the decay line, a trend line is set and
the resulting equation analyzed.

I1

Drain Current Decay -Vcs = 8 V , VM = 0.5V
BOO

0

y =60.554~
+ 610.59

,
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4

LoglO(t)

Figure 6: With VGS= -8V and VDS= 0.5V, the current measurements show a nearly linear
decrease in current with respect to Loglo(time). The trend line here fits very closely to the
actual line and is almost not visible as a result.
A initial time, to, was added to the time to form a linear line fiom the data

collected. In this case, only 9 seconds were needed to make the line linear. For values less
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than 9, the beginning of the line curves down, below the trend line, whereas for values
greater than 9, the beginning of the line curves up, above the trend line.
The final equation fiom the trend line is Y = -50.554 * X + 610.59, making the
theoretical maximum saturation current 610.59pA for this setup. Trying to find the point
at which the line hits the x-axis, or becomes zero, the intercept is divided by the
magnitude of the slope of the line, giving 12.07798. Raising 10 to this power to remove
the logarithm function placed on the x-axis, the zero current point occurs at
1,196,674,469,447 seconds. This amount of time translates to roughly 37,920 years.

Another trial, this time run with VGS = -5V, yielded similar results.
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Figure 7: Current decay data line and trend line mimicking the data for corresponding
values of Loglo(tirne).
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In this case, to is 28 seconds. This arises fiom the fact that -5V is used as an input
voltage instead of -8V. The resulting polarization is less than that achieved while using
-8V. However, the currents largely coincide as if a 19 second delay happened after
inputting -8V to the gate (since the -8V plot started at 9 seconds).
Again, the trend line closely follows the output of the ferroelectric transistor.
However, a slightly different equation arises this time, Y = -56.904 * X + 652.14. Using
the same method as before to find the x-intercept or zero current point, the value is found
to be 11.46035. Again, we want to convert this back to seconds, which becomes
288,638,5 14,604 seconds. This is approximately 9,146 years.

With a 700WZ load on the ferroelectric transistor, we began testing by varying
fiequency and measuring the voltage across the load and the phase shift of the output
signal.

I

Frequency Effects on Output

I
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Figure 8: Displays the output voltage across the load for varying input frequencies for
VDs held constant at 0.5V and VGSbeing a sine wave with amplitude 5V.
The trend line added here is a close fit to the experimental data. This shows a relatively
linear relationship with frequency for the output's voltage. This correlates with the idea
that the length of time the voltage is in either the higher or lower state does not increase
the output current; how quickly the voltage changes at the input is the controlling
element. In this case, the increasing fiequency represents an increasing rate of change of
the input voltage and thus a larger current is produced at the output.

Frequency Effects on Phase Shif€

y = 43054e-~.~"
y =48.04~
+ 178.46

Figure 9: Figure showing the decreasing phase shift for an input increasing in frequency.
The phase shift is positive, reflecting the fact that the output is leading the input.
In Figure 9, there are two trend lines, one representing an exponential fit and the
other being a linear fit to the data points. For this set of data, the exponential trend seems
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to fit better, though the linear trend is not a bad approximation for the middle and end
data points. The linear approximation estimates a maximum phase shift of 1 7 8 5 , and 0'
occurring at 5.2kH.z. As fiequency increases, the phase shift approaches zero.

F (Hz)
600

Log(F)
2.778

Output (mV)
262

Phase Shift (deg)
44

Gain (mVN)
52.4

Table 4: A table detailing the information gathered fiom the trial. Shown here is also the
gain, obtained by dividing the output by the input voltage (5V).
Since the input voltage was held constant at 5V through the trial, the gain is
simply 115 of the output. With only a few exceptions, the output voltage rises with each
successive increase in fiequency. The phase shift is measured to be negative in all
samples.
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Peak Voltage Change with Frequency
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Figure 10: Plot showing data from all trials of VDs = 0.5V with a load of 96WZ.
The four voltages displayed in Figure 10 all show a linear region of operation
followed by a leveled off portion. This is most evident with VGS= 7V. Starting at the
frequency of lkHz, this plot closely resembles that of the MOSFET characteristics I-V
plot. However here, all voltages start at roughly the same output for 100Hz, and increase
exponentially to a point of linearity, after which the output continues linearly until it
levels off in saturation mode. The function generator used has a maximum frequency of
1MHz, but with a higher frequency generator the ferroelectric transistor may be able to
exhibit a more substantial saturation region. At lMHz input frequency, the final outputs
are separated by 240-295mV.
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Frequency Etfects on Phase Shift
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Figure 11: Plot showing the increase in phase shift with increasing fiequency with four

VGSvalues appearing. For these trials, VDS= 0.5V with a load of 96W2.
For low and high frequencies, the curves split apart nicely, as they did with the
peak output voltage plot. However, for frequencies ranging between 1kHz and 3 1.6kHz
they seem to overlap. It is interesting to note that the VGS= 5 and 7V curves have a hump
at the lkHz, whereas the VGS= 1 and 3V curves have a slight bucket effect at 1OkHz. In
these trials, the phase shift crosses the x-axis with increasing fiequency. Again, since the
function generator is limited to IMHz, the phase shift may be a leveling off or it may
continue moving more negative.
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Figure 12: Screen capture of the output (red) leading the input (yellow) for VGS= 5V,
VDs= 0.5V, F = 3.16kHz, and R = 9 6 m .

The output has a slight bucket effect on the rising portion of the waveform that
occurs around where the input crosses the time-axis. It is evident that for a given input,
the output is not necessarily, and in fact rarely, a pure sinusoid. Here the output is
measured to be leading the input by 91' based on the time the waveforms cross the timeaxis.

With the decade box in place, we now held the frequency and amplitude constant
on the input and instead varied the load resistance. Also, for these and the following
trials, the ferroelectric transistor used was instead a 10 x 1 0 p channel, rather than the 4

x 400pm channel transistor used earlier.
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Peak Output Voltage vs. Load Resistance
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Figure 13: Plot showing the effects of increasing load resistance on the output
voltage for several fiequencies. These trials were conducted with VGS= 6V and
VDs= 0.7V.
The current for these output voltages can be obtained by simply dividing the
output by the load resistance for that trial. In all cases, with increasing resistance the
current decreased, but not so rapidly to cause voltage decline. With almost every
successive load increase the output voltage tended to increase. In Figure 13, it can be
seen that there seems to exist some upper limit on the voltage output. For higher
fiequencies, the voltage starts close to this upper bound, whereas the lower fiequencies
tend towards it with increasing load resistance. The lowest fiequency, 1OOHz, levels off
around 213 the voltage of other fiequencies.
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Phase Shift vs. Load Resistance
90
80
70

-

60

a
z.

50

0

-F=

40

cn
a 30
U)

C

P

20

IkHz
F = IOkHz
F = 100kHz

10
0

-10

I

-2 0
Log(Load Resistance kOhm)

Figure 14: Plot showing the changing frequency with increasing load resistance.
The highest frequency, IMI-Iz, lies completely below the x-axis in this plot. This
reassures the idea that increasing frequency will tend toward the negative phase shift. The

1OkHz trial seems to have large fluctuations looking from the initial and final values
obtained. It was proposed that this may be a resonant frequency, allowing many balls to
move. Finally, the load is completely resistive, so it is interesting to see changes in phase
from these alterations.
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Figure 15: Screen capture ofthe output (red) and input (yellow) with F = lOkHz,

R = 50ki2, VGS= 6V and VDS= 0.7V.
The output appears to be somewhat sinusoidal, though slightly misshapen for the
positive portion of the output. Also, there now appears a small bump in the output that
occurs at the instant the input reaches the peak value. An almost unnoticeable bump is
also present when the input reaches the minimum value, though the effect is not as
exaggerated.
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Figure 15: Screen capture showing the output (red) and input (yellow) for F = 1OOkHz,

R = 7MQ, VGS= 6V and VDs = 0.7V.
For this higher frequency, the phase shift has just passed over to the negative side.
making the output lag the input by 7". The output is now very sinusoidal and relatively in
phase with the input. Both of these effects are chiefly due to the increase in frequency.

Now, using VGS= 2V, we fist used a polarizing pulse of -8V on the gate. This
served to move the majority of the balls down in the ferroelectric material, thus giving a
pre-existing mode of operation on the hysteresis.
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Output Voltage vs. Load Resistance with -8V Polarization
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Figure 16: Plot of the output voltage with respect to the load resistance attached to
the ferroelectric transistor. Here, VGS= 2V, Vpol = -8V, and V D =~ 0.7V.
Here the curves are somewhat mixed together making it difficult to discern a set
pattern. With smaller loads, a distinct separation in output voltages is apparent. However,
around R = 1Mf2 the curves converge to single location, with the F = lkHz line
eventually increasing to the maximum on the plot. It is interesting how steady the F =
100kHz and 1MHz data lines are.
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Phase Shift vs. Load Resistance with -8V Polarization
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Figure 17: Plot showing the phase shift that occurs with the increasing load
resistance. Here, too, a polarization pulse was used before switching on the sine input.
VGS= 2V, Vpol= -8V, and VDs = 0.7V
We now began measuring the phase shift from peak to peak rather than when the
waveforms cross the time-axis due to very non-sinusoidal output signals. The phase shift
never went into the negative area of the plot for these values. Also, for F = lOkHz,
1OOkHz, and 1MHz, the phase shift was 0' for half or more of the trials. Both F = 1OOHz
and 1kHz trials experienced a jump in phase shift at R = 1Mn.
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Figure 18: Screen capture showing the output (red) and input (yellow) for
F = lo&,

Vpol = -8V, VGS= 2V, and VDS= 0.7V.

Measuring the phase shift here fiom peak to peak gives a 39.6" shift with the
output leading the input. The output is somewhat sinusoidal, if slanted to towards the
input slightly. The bumps occurring at the maximum and minimum of the input signal are
still present as well.

Switching the polarization pulse fiom -8V to now +8V, we again ran all of the trials.
Output Voltage vs. Load Resistance with 8V Polarization
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Figure 19: Plot showing the output voltage with respect to the load resistance for
VPol= 8V, VGS= 2V, and VDs = 0.7V.
Again three of the voltages show upward trends at the onset whereas the other two
are largely level throughout. As the F = 1kHz and 1OkHz curves approach the
F = 100kHz and 1MHz curves, both level out as well, while the F = 1kHz curve continues
upwards for some time. We can see a rounding off of the F = lkHz curve, however.
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Phase Shift vs. Load Resistance with 8V Polarization
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Figure 20: Plot illustrating the phase shifts for the different fiequencies while VPol= 8V,
VGS= 2V, and V D=~0.7V.
As with the -8V polarization, the F = 1OkHz, 1OOkHz, and 1MHz curves all are
near or at 0" for most of the duration of the trials, and again none of them move over to
lag the input at any time. F = 100Hz remains steady, however, and F = lkHz decreases
somewhat linearly.
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Figure 2 1: A screen capture showing the output (red) and input (yellow) for F = 1OOkHz,

R = 35ki2, VPol= 8V, VGS= 2V, and VDS= 0.7V. Again, the output is quite sinusoidal,
but it still leads the input by 16".
The bump occurring at the minimum of the input signal is unnoticeable, while the
bump in the output at the maximum of the input is still slightly present. The signal has a
much stronger resemblance to the input signal (sine wave) than at lower frequencies.

Now, adding a DC voltage component to the input signal, VGS,we are able to
view the effects on the output.
Output Voltage vs. Load Resistance, Varying F and Vpol
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Figure 22: Plot showing the differences between outputs with input signals that have DC
offsets. VGs = 1V, VOK=lV, and V D=~0.7.
From the F = 100Hz curves, the large difference that the polarization pulse makes
on the output is very noticeable. However, the F = 10kHz curve dips below the
F = 100Hz curve for the last two loads.
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Phase ShWvs. Load Resistance, Varying F and Vpol

Figure 23: Plot showing how the phase shift changes with differing loads when the input
signal has a DC component. VGS= 1V, VOE= IV, and VDs= 0.7.
Both F = 100Hz curves have large phase shifts, both leading the input signals, but
the F = 1OlcHz output signal is now able to move across into lagging the input by up to 7'.
The polarization pulse difference moves the two F = 100Hz curves away fiom each other.

Figure 24: Screen capture showing the output (red) and the input (yellow) for a 1V offset,
VPoI= 8V, F = 1Old-Iz,VGS= 1V, V D=~0.7V.
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The output now resembles the charging of a capacitor on the rising portion o f the
output. However, the falling portion looks very much like a sine wave. Bumps at the
input signal's maximum and minimum are both present.
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CONCLUSION
Hysteresis
The inactive gate hysteresis plots turned out very well when looking at the
saturation current. When toggling the switch slowly, the ferroelectric transistor was not
quite achieving saturation mode and thus the currents, while steady, were less than
expected. Both plots are important as they illustrate the different operating modes, linear
and saturation, of the ferroelectric transistor.
The dip in the hysteresis is most likely due to the gate voltage pulses not being
strong enough to move the balls at that point. For VGSI 3V, the voltage will only
influence the output current, rather than direct it. While the input voltage is low, it
depends on the previous state of the ferroelectric material to determine the current.

Time-On EHects
The time-on plot, Figure 5, shows the relationship between the fiequency of
switching the voltage and the output current of the transistor. Though not well seen for
high frequencies fiom this plot, the later figures detail how well the higher fi-equencies
make the ferroelectric transistor perform.

Current Decay
Our figures, 6 and 7, show the decay rate to be linear with time. While the trend
seems correct, the data seems to over-estimate the lifetime of a charge on the transistor. It
was interesting to see how the current will fall and remain constant for some time and fall
again during the decay measurements. From the plots, we were able to find the theoretical
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maximum saturation current, which is somewhat in line with our results fiom the
hysteresis testing.

AmpliJier

For low fiequencies, we still expect some output, though diminished. So for more,
lower fiequency data points the trend line may become more parabolic than linear (Figure

8). This figure primarily looks into low to mid-range fi-equencies since it does not go
below 600Hz or above 5kHz.As such, this figure would benefit fiom higher fiequencies
being added in as well. As we saw in later graphs, higher fi-equencies still would be
preferable, but the shape of the current trends is noticeable.

For Figure 9, the phase shift plot closely resembles that of the phase shift of a
Bode plot for a first order high-pass filter. In the Bode plot, there is an upper and lower
limit for the phase shift, which is similar to the tail ends of the curve seen in Figure 9.

The output in Figure 12 has the bucket effect present in the hysteresis plots
created earlier. It is interesting that the bucket appears at roughly the same input voltage,
thus determining it is based on the input voltage, perhaps when the voltage is not able to
drive the ferroelectric material balls and they begin to move to equilibrium.

One idea that I believe could hold some ground is that in Figure 14, the load
resistance is advancing the curve in a manner similar to that of the fiequency. Therefore,
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the different curves being viewed could be thought of as a large curve and both fkequency
and load resistance slide along the curve.

The curves on Figure 22 show the effects of the polarization of the ferroelectric
material. Though only the two F = 1OOHz curves are the same frequency, they truly show
the current differential between the two polarizations. We would expect ifthe transistor
were left alone for some time the balls to gravitate towards and equilibrium. If the input
voltage were then applied then the output voltage would be somewhere between the two
curves.

Finally, we determined that as a general rule, with increasing fkequency the output
voltage will also increase, but logarithmically. Also, the increasing load resistance
increases the output voltage. Here, however, the current tends to decrease, be it at a
slower rate. Additionally, the 8V polarizing pulses increase the active current. After the
gate is disconnected, however, the -8V polarizing pulses setup would give more current,
due to the location of operation on the hysteresis curve for the inactive mode.
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